An overview of a device physics formulation of induced gap state (IGS) modeling is presented. IGS modeling attempts to explain the electronic properties of metal (M), semiconductor (S), or insulator (I) surfaces and interfaces in terms of intrinsic behavior associated with evanescent states arising from the termination of a bulk material at a surface or interface. Specifically, semiconductor and insulator surfaces as well as metal-semiconductor (MS), semiconductor-semiconductor (SS), insulator-insulator (II), insulator-semiconductor (IS), metal-metal (MM), metal-insulator-metal (MIM), and metal-insulator-semiconductor (MIS) interfaces are considered. Key aspects of this review involve the development of the electrostatic foundations of IGS modeling and the utilization of equivalent circuits and energy band diagrams to elucidate surface and interface electronic behavior.
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Introduction
From an idealized quantum mechanical perspective, a delocalized carrier (electron or hole) constrained within a singlecrystal semiconductor possesses a stationary bulk state wave function that is periodic in the bulk and evanescent at a surface (or interface), as depicted for the case of a surface in Figure 1a . 1, 2 This picture pertains to delocalized conduction band electrons or valence band holes. Localized electronic states can also exist when they are energetically positioned within the band gap of a semiconductor or insulator. If these localized states are located at a surface (or interface), they are evanescent with respect to both the surface (or interface) and the bulk, as sketched in Figure 1b . Evanescent states such as shown in Figure 1 correspond to what is referred to herein as induced gap states (IGS). This IGS terminology originates from metal-induced gap states (MIGS) models proposed to explain electronic behavior at metal-semiconductor (MS) interfaces. 3 However, the acronym IGS is more all-encompassing than MIGS since it pertains to semiconductor or insulator surfaces as well as to MS, semiconductor-semiconductor (SS), insulator-insulator (II), insulatorsemiconductor (IS), metal-insulator-metal (MIM), or metal-insulator-semiconductor (MIS) interfaces.
IGS modeling attempts to explain the electronic properties of metal, semiconductor, or insulator surfaces or interfaces in terms of intrinsic behavior associated with evanescent states arising from the existence of a surface or interface. Thus, extrinsic effects involving, for example, defects and/or impurities are not taken into account in the context of IGS modeling.
The topics included in this article are as follows. First, a brief historical overview is presented in Section 2. Next, concepts and terminology to be employed in the remainder of the article are introduced in Section 3. Then, IGS models of S and I surfaces are described and equilibrium (zero applied bias) IGS models of MS, SS, II, IS, MM, MIM, and MIS interfaces are elucidated in Section 4. Equilibrium IGS modeling examples are considered in Section 5. Next, non-equilibrium IGS models are outlined for MS and SS interfaces in Section 6 and a non-equilibrium example is provided for each interface. Finally, concluding thoughts on IGS modeling are offered in Section 7.
Many excellent books have been written on the subject of surface and interface electronic properties. [1] [2] [3] [4] [5] [6] [7] [8] [9] Unique aspects of the present review involve an emphasis on the electrostatic foundations of IGS modeling and on the utilization of equivalent circuits and energy band diagrams.
A brief history
The existence of surface states was first demonstrated theoretically by Tamm 10, 11 in 1932 when he solved the quantum mechanical problem involving an abruptly terminated, onedimensional Kronig-Penny potential and discovered that a surface terminated in such a manner gives rise to localized, evanescent states. 2, 4 In 1939, Shockley 12 pointed out that these so-called Tamm states arise as a consequence of an asymmetrical termination of the periodic potential at the surface, whereas a different type of evanescent surface state, now termed Shockley states, are formed for a symmetrical termination of the periodic potential at the surface if the interatomic spacing is sufficiently small. 2, 4 For an illuminating introduction to surface state theory, which is outside of the scope of this IGS modeling review, the reader is directed to Davison and Steslicka. In the late 1930s and early 1940s, ideal Schottky barrier theory was formulated, notably by Schottky, [13] [14] [15] Mott, [16] [17] and Davydov, [18] [19] in an attempt to describe the properties of MS rectifiers. In essence, ideal Schottky barrier theory is based on invoking appropriate electrostatic expressions for conservation of charge, i.e., Q M C Q S D 0; (2:1) where Q M is the charge density in the metal at the metalsemiconductor interface and Q S is the semiconductor charge density in accumulation, depletion, or inversion; conservation of energy in the context of Kirchhoff's Voltage Law, i.e.,
where c S is the semiconductor surface potential while F M and F S are the metal and semiconductor work functions, respectively; and Gauss's Law, i.e.,
where C S is the semiconductor space charge capacitance density. These three equations lead to the ideal Schottky barrier theory equivalent circuit shown in Figure 2 , which specifies that the total amount of band bending in the semiconductor, i.e., the surface potential, c S , is equal to the metal-semiconductor work function difference. Moreover, energy band diagram considerations lead to the relationship
where f Bn is the Schottky barrier height for electrons and x S is the semiconductor electron affinity. Thus, ideal Schottky barrier theory predicts that the barrier height scales linearly with the metal work function, or equivalently, that the so-called slopeorinterfaceparameterisequaltoone,i.e.,SD df Bn /dF M D 1. Note that this discussion of ideal Schottky barrier theory constitutes our first example of how basic electrostatic modeling considerations give rise to appropriate equivalent circuits andenergybanddiagramswhichareusefulforelucidatingsurface or interface electronic behavior. This will be a central and persistentthemeofthisreviewarticle. Ideal Schottky barrier theory extended to semiconductor surfaces predicts that the contact potential of a semiconductor scales with the work function of the semiconductor, which in turn depends on how the semiconductor is doped. However, in 1947 Meyerhof 20 found that the measured contact potential difference of n-and p-type silicon samples was less than »0.3 V, much smaller than their work function difference of »0.7 V.
This discrepancy between ideal Schottky barrier theory and experimental reality was explained by Bardeen, 21 also in 1947, by invoked surface (interface) states (in this article, the terms "surface states" and "interface states" are used interchangeably). The crux of his argument is that the presence of surface states requires a reformulation of the electrostatic conservation of charge equation, i.e., Q M C Q S C Q SS D 0; (2:5) where Q SS corresponds to the surface state charge density. Instead of all of the metal-semiconductor work function difference going into modulation of the semiconductor space charge layer surface potential, as is the case for ideal Schottky barrier theory, some of this F M -F S misalignment voltage is expended in charging or discharging surface states. Formulation of appropriate electrostatic equations, equivalent circuits, and energy band diagrams for this non-ideal Schottky barrier situation is deferred to Section 4.6. Bardeen's article is foundational to IGS modeling since it is the first application of surface states to rationalize non-ideal electronic behavior in a semiconductor device. Bardeen's article is also important since it is the first instance of invoking what is now known as the charge neutrality level, a critically important IGS modeling parameter, discussed in detail in Section 3.2.
In 1962, ideal heterojunction theory (neglecting interface states) was formulated by Anderson 22 in an attempt to describe the properties of an interface consisting of two dissimilar semiconductors with differing band gaps. In essence, ideal heterojunction theory is based on invoking appropriate electrostatic expressions for conservation of charge, i.e.,
where Q S1 (Q S2 ) is the semiconductor space charge density for semiconductor 1 (2); conservation of energy in the context of Kirchhoff's Voltage Law, i.e.,
where c S1 (c S2 ) is the surface potential in semiconductor 1 (2); and Gauss's Law, i.e., Q S1 D ¡ C S1 c S1 ; (2:8) and
where C S1 (C S2 ) is the space charge capacitance density in semiconductor 1 (2) . These four equations lead to the ideal heterojunction theory equivalent circuit shown in Figure 3 , which specifies that the total amount of band bending in both semiconductors is equal to their work function difference. Recognizing Figure 3 as a capacitive voltage divider, it is evident that
and
Moreover, energy band diagram considerations lead to the relationship
where DE C is the semiconductor conduction band discontinuity and x S1 (x S2 ) is the electron affinity of semiconductor 1 (2) . Equation (2.12) is often referred to as the electron affinity rule. Energy band diagram analysis also shows that
where DE G is the difference between the band gap of semiconductor 1 and 2 and DE V is the semiconductor valence band discontinuity, so that
where IP S1 (IP S2 ) is the ionization potential of semiconductor 1 (2). Bardeen's surface state proposal for describing the electronic behavior of a real metal-semiconductor interface is agnostic as to whether surface states are extrinsic, e.g., involve defects and/or impurities, or intrinsic, i.e., are a consequence of the termination of a bulk material at a surface or interface, along the lines of Tamm or Shockley states. However, in 1965, Heine 23 asserted that the origin of surface states at a MS interface could be associated with "the tails of the metal wave function", and thus are intrinsic in origin. His proposal ushered in the birth of metal-induced gap states (MIGS) theory and is therefore of key significance to this IGS modeling review.
Prior to overviewing MIGS development subsequent to Heine's proposal, it is necessary to mention another landmark paper from 1965 in order to conform to the chronological ordering employed in this historical synopsis. Cowley and Sze 24 formulated an analytical, non-ideal Schottky barrier model accounting for the effects of surface states in establishing the Schottky barrier height. The principle features of their model are indicated in Figure 4 . Notably, a very thin interfacial insulator layer with a thickness on the order of atomic dimensions is postulated in order to separate the metal from the semiconductor. The physical nature of this thin interfacial insulator is rather obscure. It is often ascribed to the presence of a native oxide. 3 As an aside, from an IGS modeling perspective, inclusion of a thin interfacial layer is essential to account for conservation of charge, i.e., Q M C Q S C Q SS D 0. Q M is a sheet of charge positioned at the metal-interfacial layer interface while Q SS is a sheet of charge located at the interfacial layersemiconductor interface. Collectively, Q M and a portion of Q SS constitute an electric dipole with a charge separation distance on the order of atomic dimensions, i.e., a microscopic dipole. Instead of separating the metal from the Figure 3 . Semiconductor heterojunction interface equivalent circuit according to ideal theory (neglecting the effects of interface states). This circuit is used for the assessment of the zero-bias surface potentials, c S1 and c S2 , based on misalignment of the semiconductor work functions, F S1 and F S2 .
semiconductor using a thin interfacial insulator layer of undefined band gap with a relative dielectric constant equal to that of free space, as assumed by Cowley and Sze, the IGS modeling approach employed in this review is to assume that this interfacial layer corresponds to a thin layer of the semiconductor itself, but that its dynamic electronic response is characterized by a relative dielectric constant equal to that of the high-frequency (optical) relative dielectric constant, e 1SR , rather than the low-frequency (static) relative dielectric constant, e SR .
From electrostatic and energy band considerations, Cowley and Sze 24 estimated the electron Schottky barrier height, f Bn , to be equal to (ignoring image force barrier lowering)
where F M is the metal work function, x S is the semiconductor electron affinity, E G is the semiconductor band gap, f 0 is the charge neutrality level (referenced to the top of the valence band at the surface of the semiconductor), and S MS is denoted to be a "weighting factor" which in modern IGS modeling parlance is denoted as the slope or interface parameter associated with the metal-semiconductor interface (slope parameter since according to Equation [2.14] , S MS D df Bn /dF M ), which is equal to 28 emphasized that the location of the charge neutrality level within the semiconductor band gap may be estimated as a branch point of the complex band structure of the bulk semiconductor. For a more in-depth treatment of theoretical aspects of IGS modeling, the reader is referred to Garcia-Moliner and Flores, 1 Davison and Steslicka, 2 M€ onch, 7 and Tersoff. 30, 31 In 1986, M€ onch [32] [33] empirically deduced that the MS interface parameter of [2.15] may also be expressed as 16) where e 1SR is the high-frequency (optical) relative dielectric constant of the semiconductor. It is hard to overemphasize the importance of this relationship in IGS modeling, as will be evident in the remainder of this review article.
In 2000, Robertson 34 applied MIGS modeling to the problem of assessing band offsets for wide-band-gap oxides of possible interest to future CMOS gate insulator applications. This article is notable for its clear exposition of MIGS theory, its formulation of heterojunction band offset in terms of charge neutrality levels, and its recognition that MIGS theory can be applied to insulators, as well as semiconductors. In a later 2002 article, Peacock and Robertson 35 pointed out that a charge neutrality level is essentially a Fermi level for interface states. Recognition of this is an important step towards being able to account for interface states in the construction of an energy band diagram.
In 2008, Wager 36 presented a reformulated version of Schottky barrier and heterojunction theory in which Fermi-level mediated electron transfer (ideal theory) is distinguished from charge neutrality level mediated electron transfer (non-ideal theory). This perspective facilitated construction of energy band diagrams for nonideal theory situations in which surface state effects are taken into consideration. These ideas were then extended and refined by Wager and co-workers [37] [38] [39] and form the basis upon which this review article primarily rests.
Concepts and terminology

Semiconductors, insulators, and metals
Figure 5 displays energy band diagrams for the three types of materials of interest to this review, i.e., semiconductors (S), insulators (I), and metals (M). All quantities are specified as potentials that are referenced to the vacuum level, E VAC . Thus, they are all positive quantities since potential is defined as positive going downward in an energy band diagram. Alternatively, each potential may be specified as an energy (eV) if it is preceded by the electronic charge, q, e.g., qF CNLS , qx s , qF S , qIP S , etc. In keeping with convention, electron (hole) energy is defined to be positive going upward (downward) in an energy band diagram.
Consider the semiconductor case shown in Figure 5a . Three bulk quantities are specified, the semiconductor electron affinity, x S , the semiconductor work function, F S , and the semiconductor ionization potential, IP S , corresponding to a separation between the vacuum level and the bottom of the conduction band, the Fermi level, and the top of the valence band, respectively. Additionally, one surface quantity, the semiconductor charge neutrality level, F CNLS , is specified. Since F CNLS is identified for only one surface, the other surface is assumed to be infinitely far away from the region of interest (more precisely, the thickness of the semiconductor is assumed to be much larger than that of the semiconductor Debye length) such that left-surface/ interface formation is not influenced by the electronic properties of the right surface.
An important IGS modeling parameter, not specified in Figure 5a , is the semiconductor interface parameter for a semiconductor, S S , which is formulated as
in keeping with the empirical relationship established by M€ onch. 7, [32] [33] An interface parameter is a scalar quantity bounded by zero and one 0 S 1 that quantitatively reflects the importance of surface states in determining electronic surface and interface behavior. S D 1 occurs when the surface state density is negligibly small whereas S D 0 corresponds to a situation in which surface state density is so large that its presence is completely dominant.
Next, consider the insulator case shown in Figure 5b . Two bulk quantities are specified, the insulator electron affinity, x I , and the insulator ionization potential, IP I , corresponding to a separation between the vacuum level and the bottom of the conduction band and the top of the valence band, respectively. Note that work function is not an appropriate parameter for describing the electronic properties of an insulator since Fermi level is a vague and imprecise quantity in a wide band gap material in which equilibrium cannot realistically be achieved. Similar to the case of a semiconductor, as given in Figure 5a , only one surface quantity, the insulator charge neutrality level, F CNLI , is specified in Figure 5b . Finally, the insulator interface parameter for an insulator, S I , not specified in Figure 5b , is taken to be
Lastly, the metal case shown in Figure 5c is trivial since, according to the IGS model, the relevant surface/ interface electronic properties of a metal are specified only by the work function, F M . Moreover, the metal interface parameter is equal to zero, i.e., S M D 0. This suggests that, in analogy with Equations [3.1] and [3.2] , e 1MR ! 1. Perhaps the easiest way to rationalize this limit is to recognize that the extraordinarily large free carrier density present in a metal will screen any charge within the bulk portion of the metal so that only a metal surface can accommodate the build-up of a net charge.
Charge neutrality level
Arguably, the charge neutrality level is the most difficult and abstract concept encountered in IGS modeling. The objective of this sub-section is to attempt to dispel some of its mystery.
As noted at the top of each energy band diagram shown in Figure 6 , the electronic properties of a semiconductor surface are determined by conservation of charge existing in surface states and within the semiconductor space charge region, i.e., Q SS C Q S D 0. Flat band occurs when surface states are occupied up to the charge neutrality level, as shown in Figure 6a , which means that both the surface and bulk charge are equal to zero. Thus, the charge neutrality level simply corresponds to the upper occupancy limit of a surface at flat band. If surface states are occupied above the charge neutrality level, as shown in Figure 6b , the surface state charge is negative while the semiconductor charge is positive, as indicated by positive curvature of the energy bands. Alternatively, if surface states are empty below the charge neutrality level, as shown in Figure 6c , the surface state charge is positive while the semiconductor charge is negative, as indicated by negative curvature of the energy bands.
As an aside, note that surfaces and interfaces have a very interesting and peculiar collective behavior in which states above the charge neutrality level are acceptor-like while those below the charge neutrality level are Figure 6 . Energy band diagram for (a) a neutral free surface in which surface states are occupied up to an energy corresponding to the charge neutrality level, (b) a negatively charged free semiconductor surface in which surface states are occupied up to an energy above that of the charge neutrality level, and (c) a positively charged free semiconductor surface in which surface states are occupied up to an energy below that of the charge neutrality level.
donor-like, independent of the original nature of a given state. To see this, consider a surface having a discrete number of neutral donor-like states in the upper portion of the band gap and an equal number of neutral acceptor-like states in the lower portion of the band gap, as shown in Figure 7a . Introducing all of these states as neutral species, note that upon equilibration of the surface, all of the donor-like states will lose their electrons, becoming positively charged via compensation in which acceptor-like states acquire electrons to become negatively ionized. This compensation leads to the emergence of a charge neutrality level and to a surface in which states above and below the charge neutrality level are acceptor-like and donor-like, respectively. Alternatively, the initial states can be introduced as ionized species, as shown in Figure 7b , but the final nature of the surface does not change. It appears that this collective behavior arises as a consequence of imposing the charge neutrality condition upon a surface or interface.
Macroscopic and microscopic dipoles
The macroscopic/microscopic dipole concept is extensively employed in this review article. A macroscopic large-scale dipole forms as a consequence of a misalignment between Fermi levels across an interface, giving rise to electron transfer across an interface, and corresponding band bending near an interface. A microscopic small-scale dipole forms as a consequence of misalignment between charge neutrality levels across an interface, giving rise to electron transfer precisely at an interface, and a corresponding abrupt discontinuity in the local vacuum level at the interface, thereby resulting in a modification of the band bending near an interface. A macroscopic dipole does not involve the effects of surface or interface states. In contrast, a microscopic dipole does involve the effects of surface or interface states. These macroscopic/microscopic dipole concepts are best understood by considering energy band diagram examples. Figure 8 illustrates an example of the formation of a macroscopic dipole for a pn heterojunction. Since the Fermi level of semiconductor 1 is at a lower energy than the Fermi level of semiconductor 2 when these materials are isolated from one another (Figure 8a ), electron transfer occurs from semiconductor 2 to semiconductor 1 as they are brought into intimate contact in order to insure that the Fermi level is constant upon formation of the heterojunction (Figure 8b ), as required by equilibrium. We define this type of left-going electron transfer (as indicated by the arrow shown in Figure 8a) as giving rise to a negative dipole since negative charge moves from right to left. The negative dipole established in Figure 8 is defined as macroscopic since the distance between positive (<x 2 >) and negative (<¡x 1 >) charge centroids is of macroscopic dimensions (compared to atomic dimensions), as illustrated at the top of Figure 8b . Note that the negative (positive) curvature in the semiconductor 1 (semiconductor 2) near-interface energy bands is indicative of the presence of negative (positive) space charge. The built-in potential, V BI , associated with this negative dipole is also negative, since the polarity of the built-in potential is always taken to be with respect to the material to the left (semiconductor 1 for the case shown in Figure 8 ). For a macroscopic dipole, V BI is established by a sum of the surface potentials, i.e., ¡c 1 C c 2 , corresponding to the total band bending within the heterojunction. Note that surface potential polarity is established with respect to the semiconductor bulk and that an upward arrow corresponds to a negative polarity, while a downward arrow corresponds to positive polarity. The conduction band discontinuity, DE C , and valence band discontinuity, DE V , are both negative quantities in Figure 8b since a conduction band electron or a valence band hole in semiconductor 1 does not see an energy barrier in going to semiconductor 2 when these semiconductors are isolated from each other (Figure 8a ). Finally, conduction band discontinuity, DE C , forms a step that does not present an impediment to the transport of a conduction band electron from semiconductor 1 to semiconductor 2, whereas the valence band discontinuity, DE V , forms a notch that does present a barrier to valence band hole transport from semiconductor 1 to semiconductor 2. Figure 9 shows another example of the formation of a macroscopic dipole, but this time for an np heterojunction, which is identical to the case considered in Figure 9 except that the semiconductor Fermi level positions have been modified. This case corresponds to a positive macroscopic dipole, giving rise to a positive built-in potential and a reversal of the step-notch discontinuity trend in the conduction and valence bands compared to Figure 8 . Figure 10 illustrates the effects of interface states on the ideal pn heterojunction case considered in Figure 8 . Interface state effects are accounted for by inclusion of charge neutrality levels for both semiconductors. Charge neutrality level misalignment leads to the formation of a microscopic dipole, D sHJ . Since charge neutrality level mediated electron transfer is from left to right in Figure 10a , the microscopic dipole is defined to be positive. A microscopic dipole introduces a discontinuity into the local vacuum level at the interface. The microscopic dipole is represented as a singularity function since its thickness is on the order of atomic dimensions. Part of the microscopic dipole voltage drops across each semiconductor; partitioning of this voltage drop is established by Equation [c] in Table 2 , which is derived from electrostatic assessment of a semiconductor heterojunction, as presented in Section 4.2. The tail of a microscopic dipole always connects to the material to the left while the head connects to the material to the right. Thus, since the electron affinity is constant for each semiconductor, the positive dipole shown in Figure 10b leads to an increase in semiconductor band bending. It also leads to a decrease in the magnitude of the conduction band discontinuity (a negative quantity to begin with, as discussed in the context of Figure 8 , so that a positive dipole decreases the magnitude of a negative discontinuity, i.e., DE C D x 1 ¡ x 2 C D sHJ ) but an increase in the magnitude of the valence band discontinuity (since a positive dipole adds a negative contribution to Figure 10b that the microscopic dipole almost completely eliminates the conduction band discontinuity. Finally, Figure 11 shows the effects of interface states on the ideal np heterojunction case considered in Figure 9 . The negative microscopic dipole results in an increase in semiconductor band bending. It also leads to an increase in the magnitude of the conduction band discontinuity and a decrease in the magnitude of the valence band discontinuity such that the valence band discontinuity is completely eliminated.
One of the more challenging aspects of IGS modeling is keeping track of the sign of a given quantity, i.e., if it is positive or negative. Figure 12 is a "cheat sheet" for navigating the tricky waters of IGS modeling polarity conventions. The horizontal dipoles shown pertain to both macroscopic and microscopic dipoles, whereas the vertical dipoles refer exclusively to microscopic dipoles. The microscopic dipole tail always connects to the material to the left, while the head attaches to the material to the right. Note that the direction of an IGS dipole is defined herein as pointing from positive to negative charge, i.e., C ! ¡ , which is opposite to the convention for defining the polarity of a dipole moment. The surface potential, c S , is referenced to flat band in the bulk and can be assessed as the total band bending associated with the conduction band minimum (E C ), valence band maximum (E V ), or the intrinsic energy (E i ). The polarity of the conduction band discontinuity (DE C ) is established by the energy barrier experienced by an electron at the conduction band minimum of the material to the left, whereas the polarity of the valence band discontinuity (DE V ) is established by the energy barrier experienced by a hole at the valence band maximum of the material to the left. The polarity associated with the voltage drop across an insulator (V I ) is determined by whether the voltage increases (positive polarity) or decreases (negative polarity) in going from left to right across the insulator.
Equivalent circuits
The use of equivalent circuits is a key aspect of IGS modeling. Figures 13-15 display equivalent circuits for the three materials of interest, i.e., semiconductors (S), insulators (I), and metals (M). These equivalent circuits are obtained as a consequence of the electrostatic Figure 10 . Non-ideal (including interface states) energy band diagrams for (a) an isolated p-type semiconductor and an isolated n-type semiconductor and (b) the corresponding semiconductor heterojunction formed after electron transfer. Figure 11 . Non-ideal (including interface states) energy band diagrams for (a) an isolated n-type semiconductor and an isolated p-type semiconductor and (b) the corresponding semiconductor heterojunction formed after electron transfer.
assessment of surfaces and interfaces, as explained in Section 4. Note that these equivalent circuit models are not always independent, (for example, the voltage D jS employed in Figure 13c originates from an entirely different circuit, i.e., the one shown in Figure 13b ).
First consider the semiconductor equivalent circuits given in Figure 13 . Figure 13a pertains to an ideal (ignoring interface states) macroscopic dipole. All of the macroscopic dipole misalignment voltage, F S -F j , drops across semiconductor bulk, thereby modulating the surface potential, c Sm , where the subscript "m" designates macroscopic dipole. The semiconductor is modeled as a nonlinear, voltage-controlled capacitor whose capacitance, C S , corresponds to that of the accumulation, depletion, or inversion capacitance. The magnitude of C S is controlled by c Sm . Thus, the notation C S (c Sm ) is employed in order to specify the nonlinear, voltage-controlled capacitive nature of the circuit element C S shown in Figure 13a . An explicit analytical expression for C S (c S ) is given in Equation [4.47] (n-type) or [4.48] (p-type). The macroscopic dipole misalignment depends on the work function F j , which is established by the type of material to which the semiconductor is connected. F j D F M or F S1 for a metal or semiconductor, respectively. The convention employed here is that the connecting material equivalent circuit is positioned above the original equivalent circuit of interest, and that the added material is positioned to the left of the original material when drawing an energy band diagram. Note that the macroscopic dipole misalignment voltage is zero for an insulator connection or for an unconnected semiconductor surface. Figure 13b shows an equivalent circuit of a semiconductor for a non-ideal (including interface states) microscopic dipole. This circuit is a capacitive divider in which the microscopic dipole misalignment voltage, F CNLS -F CNLj , splits across the IGS (microscopic) dipole (D jS ) and the semiconductor bulk (c Sm ). D jS and c Sm are denoted as the dipole or microscopic dipole voltage and the microscopic dipole surface potential, respectively, where the subscript "m" denotes microscopic dipole. This capacitive divider involves a combination of the IGS dipole interface capacitance, C i , in series with a parallel combination of C S (c Sm ), and a surface or interface state capacitance, C SS . C i is a simple (normal) capacitor with a capacitance density equal to the dielectric constant of the microscopic dipole portion of the semiconductor divided by the thickness of the microscopic dipole, which is on the order of atomic dimensions. The microscopic dipole misalignment voltage depends on F CNLj , which is established by the type of material to which the semiconductor is connected. F CNLj D F M , F CNLS1 , F CNLI , or 2F CNLS -F S for a metal, semiconductor, insulator, or an unconnected semiconductor surface, respectively.
Finally, Figure 13c is a semiconductor equivalent circuit for the case of a non-ideal (including interface states) macroscopic dipole. The important thing to note here is that interface states degrade the surface potential, reducing it by the dipole voltage from what it would be in the absence of surface states, i.e., c S D c Sm ¡ D jS . Note that c Sm pertains to the ideal (ignoring interface states) macroscopic dipole circuit of Figure 13a , while the voltage associated with the voltage-controlled voltage source, i.e., D jS (F CNLS ¡ F CNLj ), pertains to the nonideal (including interface states) microscopic dipole equivalent circuit of Figure 13b . Thus, this circuit is rather odd since the voltage D jS employed in Figure 13c originates from an entirely different circuit, i.e., the one shown in Figure 13b .
Next, consider the insulator equivalent circuits collected in Figure 14 . These insulator equivalent circuits are somewhat similar to the semiconductor equivalent circuits just discussed in the context of Figure 13 , but with a few notable differences. First, the nonlinear, voltage-controlled capacitor C S (c S ) of Figure 13 is replaced by an insulator capacitance C I in Figure 14 (C I is shown in bold in an attempt to distinguish it from C i ). C I is a simple (normal) capacitor with a capacitance density equal to the dielectric constant of the insulator divided by the thickness of the insulator. Second, the surface potential c S of Figure 13 is replaced by the voltage drop across the insulator V I in Figure 14 . Finally, connection of another material to the right of the insulator (in an energy band diagram sense) is allowed since the only way to develop a voltage across an insulator is to impose a misalignment of Fermi levels across it. (If the insulator is assumed to be infinitely thick, C I ! 0 so that the C I circuit element becomes an open circuit and drops out of the circuit; in the limit of C I ! 0, V I ! 0.) Lastly, consider the metal equivalent circuit shown in Figure 15 . Note that the equivalent circuit for a metal is simply a zero-resistance wire since charge separation is not possible inside a metal. The equivalent circuits presented in Figures 13-15 constitute a giant step toward formulation of quantitative surface and interface IGS models. However, the origin and nature of these equivalent circuits is likely to be obscure and perhaps even baffling to most readers. Therefore, the next order of business is to begin with basic electrostatics in order to derive quantitative IGS device physics models that will justify the viability of the equivalent circuits proposed in Figures 13-15 .
Induced gap state model formulation
Quantitative device-physics-based IGS models originate from the application of basic electrostatic principlesconservation of charge and energy and Gauss's Law-to the relevant surface or interface problem of interest. This IGS modeling approach is developed in great detail in Sections 4.1 and 4.2, focusing on the topics of semiconductor surfaces and semiconductor heterojunctions, respectively. A more abbreviated presentation is then employed in the remaining portions of Section 4 as a consequence of the insight obtained in the treatment of semiconductor surfaces and semiconductor heterojunctions.
Semiconductor surfaces
The goal of this sub-section is to derive a set of equations describing the equilibrium electronic properties of a semiconductor surface. This endeavor will expose fundamental underpinnings of IGS modeling.
Electronic assessment of a semiconductor surface is accomplished using Figure 16 . The dual backward slashes shown in Figure 16 are reminders that the microscopic thickness of the surface dipole, d, differs dramatically from that of the macroscopic thickness of the space charge region, W. An important consequence of this spatial scale mismatch is that dielectric screening within the dipole is accounted for using the semiconductor high-frequency (optical) dielectric constant, e 1S , since dynamic screening is relevant at atomic dimensions, whereas space charge region dielectric screening over macroscopic dimensions is modeled using the lowfrequency (static) dielectric constant, e S . Any voltage developed at the semiconductor surface as a consequence of misalignment of the Fermi level and the charge neutrality level is capacitively divided between the surface dipole, D S , and the surface potential, c S . Three charge densities are indicated in Figure 16 . Q S is the semiconductor space charge density, while Q SURF and Q SS are, respectively, charge densities existing at the surface and at the dipole-space charge region interface. Finally, (i), (ii), and (iii) specify three regions of relevance for Gauss's Law assessment.
Beginning with the region extending from (ii) to (i), Gauss's Law can be written as
where ξ signifies electric field and the C superscript indicates an infinitesimal distance to the right of the spatial argument within the brackets. Recognizing that the first term in [4.1] is zero, this equation can be rewritten as
where ξ S is the electric field evaluated at the surface potential, i.e., ξ S ξ(c S ) ξ(d C ) and C S D e S /W D dQ S /dc S is the semiconductor space charge capacitance density. A useful expression for Q S , equivalent to [4.2] for a semiconductor thickness much greater than that of its Debye length, is obtained by integration of Poisson's equation. 41 This leads to, for a n-type semiconductor,
where k B is Boltzmann's constant, T is temperature, n i is intrinsic carrier concentration, and N D is the net shallow donor concentration. Note that [4.3] accounts for accumulation (negative sign; c S > 0) as well as for depletion and inversion (positive sign; c S < 0). For a p-type semiconductor, [4.3] is replaced by
where N A is the net shallow acceptor concentration and the positive (negative) sign preceding [4.4] corresponds to accumulation (depletion, inversion) in which case c S < 0 (c S > 0). Now concentrating on region (ii) of Figure 16 , i.e., the dipole-space charge region interface, Gauss's Law can be expressed as
where the -superscript indicates an infinitesimal distance to the left of the spatial argument in the brackets. Using [4.2] , [4.5] can be recast as
where C i is the capacitance density of the surface dipole, as given by
Finally, Gauss's Law assessment of region (iii), i.e., the semiconductor surface, leads to
or, more simply
Note that Gauss's Law analysis of regions (ii) and (iii) constitutes a treatment of electrostatic boundary conditions. 40 Also, notice that the sum of [4.6] and [4.9] leads to
which is a statement of charge conservation. Proceeding with our derivation, next recognize that the total voltage drop across the semiconductor surface is equal to misalignment between the Fermi level and charge neutrality level such that Figure 17 . Note that Figure 17 corresponds to the specialized case of Figure 13b in which the semiconductor surface is unconnected and for which the "m" subscript is suppressed since no macroscopic dipole exists for this semiconductor surface situation. Since the charge across series capacitors in Figure 17 must be equal,
where C T is equal to the total capacitance density of the equivalent circuit. Dividing through by C i and introducing the semiconductor interface parameter, S S , leads to
where
(4:14)
The approximation used in [4.14] is accurate as long as the surface state capacitance density is much greater than the semiconductor space charge capacitance density, i.e., C SS >> C S , as is invariably the case when a surface is depleted. Note that if M€ onch's prescription 7, [32] [33] Figure 17. Semiconductor surface equivalent circuit according to non-ideal theory (including the effects of surface states). This circuit is used for assessment of the dipole voltage, D S , and the zero-bias surface potential, c S , based on misalignment of the semiconductor work function, F S , and the charge neutrality level, F CNLS .
for C SS /C i is employed, i.e.,
where e 1SR is the semiconductor high-frequency (optical) relative dielectric constant, then [4.14] becomes
Thus, the interface parameter for a semiconductor surface, S S , is identical to the interface parameter for a metal-semiconductor interface, S MS , as given in [2.16] .
Recognize from [4.11] and [4.13] that S S D dc S /dF S . This is the basic property that Meyerhof 20 assessed via contact potential measurements of semiconductor surfaces. Athough the differential expression defining S S differs from that of S MS D df Bn /dF M , [2.16] and [4.16] indicate that S S and S MS are identical to one another according to IGS modeling.
An important aspect of this surface electronic assessment procedure involves construction of an energy band diagram, as illustrated in Figure 18 for a n-type semiconductor. Figure 18a shows a zero-charge, flat band situation that would exist prior to equilibration of the surface by electron transfer. For the case shown, the charge neutrality level is positioned at an energy lower than that of the Fermi level. Thus, when this surface is allowed to equilibrate, charge transfer is mediated by Fermi level to charge neutrality level electron transfer. This transfer leaves behind positive charge in the semiconductor, creating a space charge region. It also fills surface states at the dipole-space charge region interface, negatively charging this interface. Negative charge accumulation at this interface pushes the energy bands at this point upward. This upward movement of the interfacial energy bands leads to band bending in the semiconductor, a voltage drop across the dipole, and a repositioning of the charge neutrality level with respect to the surface Fermi level.
These last few observations may be difficult to see from Figure 18 . Thus, Figure 19 is provided in order to clarify these points. In contrast to Figure 18 , the spatial extent of the dipole is indicated in Figure 19 . Note that this figure is not drawn to scale. Rather, the spatial extent of the dipole is highly exaggerated for clarification purposes. Figure 19a shows the flat band situation in which surface states are filled up to the charge neutrality level so that the interface is initially charge neutral. The arrow identified as (1) shows that charge is transferred from the semiconductor bulk into empty interface states until the surface is equilibrated. This occurs when interface states are filled up to the Fermi level. This negative Figure 18 . Energy band diagrams for a n-type semiconductor surface (a) at flat band in a zero-charge state that would exist prior to electron transfer and (b) after electron transfer. The band bending in the semiconductor is given by c S and the voltage drop across the dipole is equal to D S . Figure 19 . Energy band diagrams for a n-type semiconductor surface (a) at flat band in a zero-charge state that would exist prior to electron transfer and (b) after electron transfer.
charging of the interface, equal to -Q SS , as shown in Figure 19b , results in an upward movement of the interfacial energy bands, as indicated by the arrow labeled (2) . Charge conservation requires that this negative interfacial charge be balanced by positive charge in the semiconductor and at the surface, equal to Q S and Q SURF , respectively.
Note that left-going electron transfer from Q S to Q SS gives rise to band bending in the semiconductor, establishing c S , while right-going electron transfer from Q SURF to Q SS sets up the microscopic dipole voltage, D S . Since D S is defined with respect to left-going electron transfer (the only type of electron transfer visible in Figure 18a ), the dipole voltage drop shown in Figure 16 is specified as a negative quantity, ¡D S . This is a very subtle and potentially confusing aspect of non-ideal semiconductor surface IGS modeling.
The surface band bending indicated in Figure 19b would not be apparent in Figure 18b since the microscopic and macroscopic spatial scales of the dipole and the space charge region are so dramatically different. Thus, in Figure 18b , this dipole band bending is illustrated as a downward dashed arrow, representing an impulse singularity of strength D S , and indicative of a negative dipole. In other words, the dipole shown in Figure 18b is equal to the surface dipole band bending of Figure 19b in the limit of rescaling from the exaggerated scale of Figure 19b to the more realistic spatial scale of Figure 18b .
Two aspects of Figure 18 merit further comment. First, the surface band bending, quantitatively specified as the surface potential, c S , gives rise to a near-surface splitting of the local vacuum level, E LVAC , away from the vacuum level, E VAC . Second, the dipole voltage, D S , repositions the semiconductor charge neutrality level, E CNLS , closer to the Fermi level. From Figure 18b , it is evident that the energy separation between the surface Fermi level and the charge neutrality level is given by
where the last equality is obtained using [4.11] and [4.13] . Equation [4.17] tells us that the surface Fermi level becomes clamped (pinned) to the charge neutrality level as S S ! 0, whereas it unclamps (unpins) as S S ! 1. Surface state charge density, Q SS , is the only parameter yet considered that is indicative of surface state density. As shown in Section 5.2, for a surface in depletion jQ S j is negligibly small compared to jQ SS j and jQ SURF j such that jQ SS j % jQ SURF j jQ SSmin j, where the subscript "min" is used to indicate that the quantity is a minimum value that is accurate only when jQ S j << jQ SS j. This condition does not hold in accumulation or strong inversion. Surface state density as a function of surface potential is examined in Section 5.3. Using this approximation that jQ SS j % jQ SURF j jQ SSmin j, the minimum surface state concentration is given by 18) while the minimum surface state density is equal to
and the minimum surface state capacitance density may be expressed as 
Surface State Equations Table 1 . However, model simplicity comes at a cost since there are (at least) three inaccuracies inherent in the use of [4.15] . First, substitution of [4.15] into the simplified version of [4.14] is only appropriate when C SS >> C S . As mentioned previously, this condition is not met for a semiconductor in accumulation or strong inversion. Second, use of e 1SR in [4.15] implies that only valence electronic screening is relevant, while free carrier electron (or hole) screening is ignored. 44, 45 This assumption is appropriate for an insulator, but not for a semiconductor since its free carrier concentration can be modulated by doping and/or an applied bias. Third, use of [4.15] appears to imply that the interface state density is constant (see [2] in Table 1 ), whereas it is well known that the interface state density for a semiconductor exhibits a U-shaped distribution across the band gap.
Given this trade-off between model simplicity and accuracy, here's how we propose to move forward in this review. For the rest of Section 4 and much of Section 5, we will persist in utilizing M€ onch's formulation 7,32-33 for development of the surface/interface parameter. This is exemplified by [4.15] and [4.16] for the semiconductor surface. This strategy simplifies the development and leverages on the familiarity that many readers have with M€ onch's prescription. In Section 5.3 we will develop a more complicated and accurate IGS framework, and then exclusively employ it in Section 6.
To get a feel for the relative complexity of the two IGS modeling approaches, consider the semiconductor surface case. Employing M€ onch's prescription, the surface potential is calculated directly using Equation (ii) from Table 1 , with the assistance of Equation (a). In contrast, estimating the surface potential via the second approach requires simultaneously solving five equations in five unknowns, i.e., Equations (i) and (ii) from [5.4] in terms of the unknowns D S , c S , S S , C S , and C SS . In accomplishing this solution of five equations in five unknowns, C SSmin is either calculated using Equation [3] 
Semiconductor heterojunction interfaces
Energy band diagrams involving non-ideal (including the effects of interface states) semiconductor heterojunction (sHJ) interface formation are illustrated in Figure 20 . Two types of electron transfer are operative, namely, ideal and non-ideal mechanisms involving, respectively, Fermi level mediated electron transfer giving rise to a macroscopic dipole (positive for this case, as indicated by the right-going arrow shown in Figure 20a ) and charge neutrality mediated electron transfer leading to the formation of a microscopic dipole (negative for this case, as indicated by the left-going arrow shown in Figure 20a ).
The sHJ interface is foundational since IGS models for all other two-component interfaces-MS, MI, II, IS, and MM-can be found as limiting cases of sHJ interface behavior. Thus, a careful derivation of the sHJ IGS model is warranted, and is undertaken as follows.
Electronic assessment of the sHJ interface is accomplished using Figure 21 . Beginning with the region Figure 20 . Energy band diagrams for (a) two isolated n-type semiconductors, and (b) the corresponding semiconductor heterojunction barrier formed after electron transfer.
extending from (ii) to (i), Gauss's Law can be written as
where the notation used is a simple extension of that employed in Section 4.1 for electronic assessment of the semiconductor surface. Note that C S2 D e S2 /W 2 D dQ S2 / dc S2 and that expressions analogous to [4.3] or [4.4] may be used to calculate Q S2 . Next, applying Gauss's Law to region (ii) of Figure 21 yields
where C i2 is the capacitance density of the interface dipole of semiconductor 2, which is equal to
Gauss's Law applied to region (iii) gives
where C i1 is the capacitance density of the interface dipole of semiconductor 1, which is equal to
Then, using Gauss's Law for the region extending from (v) to (iv) leads to
Finally, evaluating region (iv) yields
(4:27) Adding up the last expressions shown in [4.22] and [4.27] with the help of [4.24] results in
which is a statement of charge conservation. The next consideration in this derivation is conservation of energy in the context of Kirchhoff's Voltage Law. Two energy conservation relations must be specified. Energy conservation for the microscopic dipole arises from charge neutrality level misalignment so that
while energy conservation for the macroscopic dipole is due to Fermi level misalignment, yielding [4.30] give rise to the equivalent circuits shown in Figures 22b and 22c , respectively. Alternatively, Figure 22 is obtained by simply specifying that the j connection of Figure 13 corresponds to a semiconductor.
Note that the microscopic dipole capacitance is shown as two capacitors in series in Figure 22b , i.e., C i1 and C i2 . These capacitances can be combined, leading to
(4:32) Furthermore, since the charge across series capacitors must be equal,
so that
and 
(4:36) and
(4:37)
Next, an expression for D sHJ is required. This is obtained using Figure 22b , recognizing once again that since the charge across series capacitors must be equal,
where C T is equal to the total capacitance density of the equivalent circuit shown in Figure 22b . Dividing through by C i and introducing an interface parameter, S 12 , leads to
When both semiconductors are in depletion, C SS1 >> C S1 and C SS2 >> C S2 , so that where the last expression for S 12 makes is it compatible with the empirical prescription of M€ onch, 7, [32] [33] so that,
and where e 11R and e 12R are the high-frequency (optical) relative dielectric constants for semiconductor 1 and 2, respectively. Using these empirical prescriptions, the semiconductor heterojunction interface parameter may be estimated as
Now we must find sHJ expressions for the semiconductor surface potentials. This is accomplished by first recognizing that the semiconductor work function difference drops exclusively across the two semiconductors in Figure 22a for the ideal sHJ (without interface states), but that some of this voltage drop is lost to the microscopic dipole in Figure 22b for the non-ideal sHJ. Figure 22c indicates that the ideal theory surface potential equations [2.10] and [2.11] should be dipolecorrected omitted to account for the effects of interface states, resulting in
(4:45) and for a p-type semiconductor. Note that the index "j" used in [4.47] and [4.48] can take on a value of either 1 or 2 so that both equations can apply to either semiconductor 1 or 2. A summary of sHJ IGS model equations is given in Table 2 . In one very important way Table 2 (for the sHJ interface) is fundamentally different than Table 1 (for the semiconductor surface). In Table 1 , once the Fermi level (or levels for the MS interface case), charge neutrality level, and the interface parameter are specified, the dipole voltage and surface potential may be directly calculated using the Fundamental Equations included in each table. However, this is not true for Table 2 . Rather, although the dipole voltage can be directly calculated, finding the surface potential for semiconductors 1 and 2 requires simultaneously solving a set of four Fundamental Equations in terms of their four unknowns, i.e., c S1 , c S2 , C S1 , C S2 .
Note that the semiconductor interface case is THE foundational case for IGS modeling. All other cases can be determined by substitution into this case using the replacement rules summarized in Table 3 .
Insulator heterojunction interfaces
Energy band diagrams illustrating non-ideal (including the effects of interface states) insulator heterojunction (iHJ) interface formation are shown in Figure 23 . iHJ interface formation involves only a microscopic dipole. Note in Figure 23b that a negative dipole leads to an increase (decrease) in the magnitude of the conduction (valence) band discontinuity DE C (DE V ). However, since DE C and DE V are both negative quantities, the negative dipole actually makes DE C smaller and DE V larger in an absolute sense. Note that the energy barriers DE C and DE V are defined with respect to insulator 1 for the iHJ interface shown in Figure 23 . Inspection of Figure 23b clearly shows that DE C and DE V are negative barriers from the perspective of an electron at the insulator 1 conduction band minimum or a hole at the insulator 1 valence band maximum. Table 4 summarizes the iHJ interface IGS model, which is simply assessed as a limiting case of the sHJ interface in which macroscopic dipole interactions disappear due to the fact that an insulator does not possess a Fermi level. Note that the negative dipole voltage in Figure 23b is shown to be almost equally split between insulators 1 and 2. The actual splitting is quantitatively determined using the Supplementary Equations for D 1 and D 2 that are included in Table 4 . Also notice that Table 4 (for the iHJ interface) is similar to that of Table 2 (for the sHJ interface) in that finding the insulator voltage drops requires simultaneously solving two equations in two unknowns, i.e., Equations (iia) and (iib) from Table 4 in terms of V I1 and V I2 .
The equivalent circuit for the iHJ interface is shown in Figure 24 . This equivalent circuit is a special case of Figure 14b in which the j connection is to another insulator. Only one equivalent circuit is required to describe the iHJ interface since it involves only a microscopic dipole, but no macroscopic dipole.
Insulator-semiconductor interfaces
Energy band diagrams illustrating non-ideal (including the effects of interface states) insulator-semiconductor (IS) interface formation are shown in Figure 25 . As is the case for the iHJ interface of Section 4.3, IS interface formation involves a microscopic dipole but no macroscopic dipole. Note in Figure 25b that a positive dipole leads to a decrease (increase) in the magnitude of the conduction (valence) band discontinuity DE C (DE V ). However, DE C and DE V are both negative quantities so that the positive dipole actually makes DE C larger and DE V smaller in an absolute sense. Table 5 summarizes the IS interface IGS model. These equations are obtained as limiting cases of the sHJ interface equations in which semiconductor 1 in the sHJ model is turned into an insulator by neglect of its Fermi level, as indicated in Table 3 . Table 5 (for the IS interface) is similar to Tables 2 and 4 (for the sHJ and iHJ, respectively) since finding the insulator voltage drop and the surface potential requires simultaneously solving three equations in three unknowns, i.e., Eqs. (iia), (iib), and (iiia) from Table 5 in terms of V I , c S , and C S .
The equivalent circuit for the IS interface is shown in Figure 26 . This equivalent circuit is a special case of Figure 13b in which the j connection is to an insulator. Only one equivalent circuit is required to describe the IS Table 2 . Semiconductor heterojunction interface electronic assessment summary. Table 3 . Procedure for determining limiting cases.
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Insulator replacing semiconductor 
! s
Metal replacing semiconductor interface since it involves only a microscopic dipole, but no macroscopic dipole.
Metal-metal interfaces
Energy band diagrams illustrating metal-metal (MM) interface formation are shown in Figure 27 . This is a very strange interface since it constitutes a macroscopic dipole (Fermi level mediated electron transfer) of microscopic (atomic) dimensions. Formation of a dipole of microscopic dimensions at the MM interface gives rise to a contact potential, DV, between metals of dissimilar work function. 46 The contact potential associated with an MM interface is given by
(4:50) Table 6 summarizes the MM interface IGS model. These equations are obtained as limiting cases of the sHJ interface equations by ignoring non-ideal effects associated with interface states since charge neutrality level mediated electron transfer is not relevant for a MM interface. Notice that Eq. (iii) in Table 6 has been simplified compared to the corresponding Eq. (iii) in Table 2 for the sHJ interface, since inversion is not relevant for MM interface formation. The operative assumption employed in formulating the IGS model equations given Figure 23 . Energy band diagrams for (a) two isolated insulators and (b) the corresponding insulator heterojunction interface (iHJ) that is formed after electron transfer. Table 4 . Insulator heterojunction interface electronic assessment summary.
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Supplementary Equations (a) S 12 % 1 1 C 0:1 Figure 24 . Equivalent circuit of an insulator heterojunction (iHJ) interface for a non-ideal (including interface states) microscopic dipole.
in Table 6 is that each metal can be adequately modeled as a heavily doped, degenerate semiconductor with an exceedingly small space charge region width. In this case, the values of N D or N A would be obtained from the metal free electron density as found, for example, from Table 1 .1 in Ashcroft and Mermin. 47 Since MM interface space charge widths are ultra-abrupt, the local vacuum level is essentially step-wise discontinuous at the MM interface. However, if the MM interface is plotted using an expanded x-axis scale, as shown within the red box included in Figure 27b , the local vacuum level would actually transition in a continuous manner across the interface, allowing the M1 and M2 built-in potentials to be discerned, as indicated within the red box. Table 6 (for the MM interface) is similar to Tables 2,  4 , and 5 (for the sHJ, iHJ, and IS interface, respectively) since finding surface potentials requires simultaneously solving four equations in four unknowns, i.e., Equations (iia), (iib), and (iii) (twice) from Table 6 in terms of c M1 , c M2 , C M1 , and C M2 .
The equivalent circuit for the MM interface is identical to Figure 22a for the sHJ interface. Only one equivalent circuit is required for the MM interface, corresponding to that of the ideal (ignoring interface states) macroscopic dipole.
Metal-semiconductor interfaces
Non-ideal (including the effects of interface states) MS interface formation is illustrated in Figure 4 .28. First, Fermi level mediated charge transfer of electrons from the semiconductor to the metal occurs (left-going arrow in Figure 28a ), giving rise to the formation of a negative macroscopic dipole and positive space charge within the semiconductor. Next, charge neutrality mediated electron transfer (right-going arrow in Figure 28a ) leads to the formation of a positive microscopic dipole with a corresponding increase in the semiconductor band bending and Schottky barrier height, f Bn .
Derivation of a non-ideal MS interface IGS model may be accomplished using the same electrostatic procedure as employed for assessment of a semiconductor surface in Section 4.1. However, it is found that the electrostatic assessment of a semiconductor surface and a MS interface Figure 25 . Energy band diagrams for (a) an isolated insulator and an isolated semiconductor and (b) the corresponding insulator-semiconducor (IS) interface that is formed after electron transfer. Table 5 . Insulator-semiconductor interface electronic assessment summary. Table 1 :
Fundamental Equations
(microscopic dipole misalignment voltage replacement), leading to the results summarized in Table 7 . Alternatively, Table 7 is obtained more simply by beginning with Table 2 for the sHJ interface and then using the metal replacement rules from Table 3 . Note that Table 7 includes relevant MS Interface State Equations and Barrier Equations, where f Bn and f Bp correspond to electron and hole barriers while V BI is the built-in potential. In addition to the equations included in Table 7 , charge conservation is established by
The equivalent circuits for a MS interface are obtained from Figure 13 by simply specifying that the j connection corresponds to a metal, resulting in the MS interface equivalent circuits given in Figure 29 .
Metal-insulator-metal interfaces
A non-ideal (including interface states) assessment of MIM interface formation involves one macroscopic dipole and two microscopic dipoles, an example of which is given in Figure 30 . Fermi level mediated electron transfer from metal 1 to metal 2, as illustrated in Figure 30a , sets up the black energy bands shown in Figure 30b . This is the macroscopic dipole effect associated with ideal MIM interface behavior. To account for interface state effects, a positive microscopic dipole is included at each interface. Inclusion of these dipoles introduces two interface discontinuities in the local vacuum level. These dipoles reduce the voltage drop across the interface, V I . Note that V I is a negative quantity. Inclusion of interface microscopic dipoles perturbs electron barriers f Bn1 and f Bn2 , increasing f Bn1 and decreasing f Bn2 . Table 8 summarizes the MIM interface IGS model. Although some of these equations can be obtained as limiting cases of sHJ interface equations, the twointerface nature of an MIM structure makes this difficult to do. Therefore, the equations included in Table 8 were obtained by deriving them from basic electrostatics. Note that in the limiting case of ideal behavior in which D 1I , D I2 ! 0, it is found that Q M1 , Q M2 ! 0 while Q 1I ! ¡C I V I and Q I2 ! C I V I . This result is a notationally interesting result since charge is typically associated with the metal, whereas this IGS formulation assigns interface charge to the insulator. Note that Table 8 (for the MIM interface) is similar to Tables 1 and 7 (for the semiconductor   Table 7 . Metal-semiconductor interface electronic assessment summary.
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Interface State Equations Figure 29 . Equivalent circuit of a MS interface for (a) an ideal (ignoring interface states) macroscopic dipole, (b) a non-ideal (including interface states) microscopic dipole, and (c) a non-ideal (including interface states) macroscopic dipole.
surface and MS interface, respectively) since dipole and insulator voltages may be directly calculated using Equations (ia), (ib), and (ii) from Table 8 . Equivalent circuits for the MIM interface are shown in Figure 31 
Metal-insulator-semiconductor interfaces
As found for the MIM interface just discussed, non-ideal (including interface states) assessment of MIS interface formation also involves one macroscopic dipole and two microscopic dipoles, an example of which is given in Figure 32 . The negative macroscopic dipole gives rise to a negative built-in potential that is dropped across the insulator and the semiconductor depletion layer. The negative microscopic dipole present at the metal-insulator interface reduces the barrier for electron injection from the metal into the insulator while the positive microscopic dipole at the insulator-semiconductor interface increases band bending in the semiconductor and also increases the barrier for electron injection from the semiconductor into the insulator. Table 9 summarizes the MIS interface IGS model. To a large extent, the equations included in Table 9 are obtained from a generalization of equations included in Table 2 or 5 (for a sHJ or IS interface, respectively). The two barrier equations for f BnMIS and f BpMIS pertain to the special case in which the insulator is ultrathin so that carriers can readily tunnel through it. These equations are employed in Section 5.3 in order to assess insulatorassisted unpinning of the Fermi level in a Schottky barrier.
Note that Table 9 (for the MIS interface) is similar to Tables 2 and 4-6 (for the sHJ, iHJ, IS, or MM interface, respectively) since finding the insulator voltage and surface potential requires simultaneously solving three equations in three unknowns, i.e., Equations (iia), (iib), and (iiia) from Table 9 in terms of V I , c S , and C S .
Equivalent circuits for the MIS interface are shown in Figure 33 . The macroscopic dipole ideal (ignoring interface states) equivalent circuit shown in Figure 33a is similar to the sHJ case shown in Figure 22a except that semiconductor 1 is replaced by an insulator. The microscopic dipole equivalent circuit shown in Figure 33b1 is a special case the insulator circuit of Figure 14b in which j is connected to a metal. The microscopic dipole equivalent circuit shown in Figure 33b2 is identical to the IS Figure 30 . Energy band diagrams for (a) two isolated metals and an intermediate, isolated insulator and (b) the corresponding asymmetric metal-insulator-metal (MIM) interface that is formed after electron transfer. Table 8 . Metal-insulator-metal interface electronic assessment summary.
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interface circuit of Figure 26b . Finally, the macroscopic dipole equivalent circuit displayed in Figure 33c is essentially a superposition of corresponding MI and IS equivalent circuits, where the IS circuit has already been presented in Figure 26c .
Examples
In order to employ the IGS models developed in Section 4, it is necessary to specify a value for the microscopic dipole thickness, d. M€ onch's 7 compilation on p. 42 suggests that for a wide variety of semiconductors d % 0.4 § 0.3 nm. Therefore, we will always assume that d D 0.4 nm for all IGS calculations. Table S1 (see Supporting Information) provides a compilation of IGS-relevant properties for selected semiconductors and insulators that will serve as a database for the examples considered.
Indium oxide surfaces
It has recently been recognized that the conductivity of an In 2 O 3 thin film is often dramatically larger than that expected from its known bulk doping. [48] [49] [50] [51] There appears to be broad consensus that this thin film conductivity enhancement is associated with formation of a surface electron accumulation layer. However, there are varying opinions as to the origin of this surface accumulation Figure 31 . Equivalent circuit of a metal-insulator-metal (MIM) interface for (a) an ideal (ignoring interface states) macroscopic dipole, (b1) a non-ideal (including interface states) microscopic dipole describing the M1I interface, (b2) a non-ideal (including interface states) microscopic dipole describing the IM2 interface, and (c) a non-ideal (including interface states) macroscopic dipole. layer. Most researchers tend to ascribe it to an extrinsic effect associated with the formation of surface defects, usually oxygen vacancies. 48, 50, 51 In contrast, we believe that it is predominantly intrinsic in origin, and ascribe it to IGS.
A picture of the In 2 O 3 surface from an IGS modeling perspective is shown in Figure 34 . As is well known, the band structures of In 2 O 3 and of other transparent conductive oxides such SnO 2 , CdO, and perhaps ZnO, are quite unusual since their charge neutrality levels are found to be in the conduction band instead of within the band gap. 49, 52 The work function shown in Figure 34 is based on a reported bulk doping density of 7.5 £ 10 18 cm ¡3 and an electron relative effective mass of 0.35. 48 In the zero-charge state (Figure 34a) , there is considerable misalignment (0.26 V) between the charge neutrality level and the Fermi level, giving rise to a significant amount of electron transfer as the surface equilibrates (Figure 34b ). The 0.26 V misalignment voltage is partitioned almost equally between the surface potential (c S D 0.14 V) and a (positive) microscopic dipole voltage (D S D 0.12 V) since the interface parameter is equal to S S D 0.53. Knowing the surface potential, the accumulated electron density is estimated to be Q S /q D 1.9 £ 10 13 cm ¡2 using [4.3] . This is a very large density. Finally, using [2] from Table 1 , D SSmin D 5 £ 10 13 cm ¡2 eV ¡1 and using [3] from Table 1 . These are extraordinarily large values. To conclude, since there seems to be a broad consensus that the In 2 O 3 charge neutrality level is positioned within the conduction band, there is no need to invoke an extrinsic mechanism in order to explain the formation of a surface electron accumulation layer on an In 2 O 3 surface since the intrinsic IGS model appears to account for this effect quite well.
Thin-film solar cell surfaces and interfaces
Cadmium telluride (CdTe) and copper indium gallium diselenide (CIGS) are two semiconductors that are used as absorbers in thin-film solar cells. 53, [54] [55] When employed in a heterojunction configuration in conjunction with n-type cadmium sulfide (CdS) and an appropriate transparent oxide stack, hetero-interfaces of these p-type semiconductors are often thought to be inverted, so that their surfaces are n-type. The very large amount of band bending associated with this n-type inversion is highly desirable since it would enhance solar cell efficiency by aiding in the collection of photo-generated minority carriers.
There appears to be some controversy regarding the mechanism or mechanisms responsible for this n-type interfacial inversion, especially for the case of CIGS. [53] [54] [55] [56] [57] [58] [59] [60] [61] [62] Various suggestions have been offered to explain its origin. These include inversion of the absorber surface prior to interface formation or inversion as a consequence of heterojunction interface formation. Proposed mechanisms for inversion include IGS, non-stoichiometric surfaces, and/or surface defects of various types. 53, [54] [55] [56] [57] [58] [59] [60] [61] The goal here is to employ IGS modeling in order to assess this problem. Table 10 and Figure 35 summarize the surface electronic assessment of CdTe and CIGS computed using the materials Table 9 . Metal-insulator-semiconductor interface electronic assessment summary.
parameters from Table S1 and Gloeckler and Sites. 62 The CdTe and CIGS surfaces are very similar. Both surfaces show a very small amount of band bending and are slightly depleted. It is evident from Table 10 that the interface parameter is quite small for both semiconductors, i.e., S S (CdTe) D 0.21 and S S (CIGS) D 0.14. This means that most of the F S -F CNLS misalignment voltage drops across the surface microscopic dipole, as evident from Equations (i) and (ii) in Table 1 . Note from Table 10 that C SSmin >> C S . Thus, the neglect of C S compared to C SS in the assessment of S S (Section 4.1) is clearly warranted for these cases in which surfaces are depleted. In summary, this IGS assessment shows that n-type inversion is not expected for a CdTe or CIGS surface.
Note that the very small amount of band bending found via IGS modeling of the CIGS surface (0.09 V) appears to be consistent with the work of Klein and Jaegermann 63 who employed photoemission to estimate the band bending of a clean CuInSe 2 surface to be approximately 0.2-0.4 V. They also report that Na adsorption onto the clean CuInSe 2 surface increases the surface potential to about 0.6 V. If we model Na adsorption in the context of MS interface formation, we estimate the surface potential (using (ii) of Table 7 ) to be »0.41 V (assuming F M (Na) D 2.36 V 64 ), in fair agreement with the photoemission trend.
To assess the mechanism of interface formation, a CIGS thin-film solar cell stack is modeled as a MIS interface in which the CdS (50 nm) and insulating ZnO (50 nm) buffer layers are treated as insulators and the heavily doped ZnO contact is modeled as a metal with a 4.1 eV 65 work function. Solving Equations (iia), (iib), and (iiia) from Table 9 . Equivalent circuit of a metal-insulator-semiconductor (MIS) interface for (a) an ideal (ignoring interface states) macroscopic dipole, (b1) a non-ideal (including interface states) microscopic dipole describing the MI interface, (b1) a non-ideal (including interface states) microscopic dipole describing the IS interface, and (c) a non-ideal (including interface states) macroscopic dipole.
Fermi level pinning and unpinning
Rearranging Equations A and B from Table 7 , with the assistance of (i), the MS interface electron barrier can be expressed as
while the hole barrier is given by 
where C SS j@Q SS /@c S j, C S j@Q S /@c S j, and the middle term in [5.3] is obtained using the chain rule, i.e., C M @Q M /@c S D (@Q M /@D MS ) (@D MS /@F M ) (@F M /@c S ). Equation [5.3] can be re-written using [3] from Table 7 , resulting in
where the surface potential dependence for C SS and C S is explicitly indicated. Equation [5.4] is very important since it provides a path for assessing an IGS interface state density via the relation D SS (c S ) D C SS (c S )/q. Also recognize that [5.4] is quite versatile since it can be employed to assess semiconductor surfaces as well as Table 10 . IGS electronic assessment of CdTe and CIGS surfaces. MS, sHJ, IS, and MIS interfaces using the appropriate C SSmin or D SSmin expression from Tables 1, 7 , 2, 5, or 9, respectively. Now we can return to the problem of calculating f Bn (F M ) and f Bp (F M ) without having to assume that C SS >> C S . This requires first solving the MS interface microscopic dipole problem involving five equations in five unknowns, i.e., (i) and (iii) from Table 7 , the MS interface equivalent of [4.14] (but no longer neglecting C S ), [4.47] or [4.48] , and [5.4] in terms of the unknowns D MS , c Sm , S MS , C Sm , and C SS . The subscript m denotes that the microscopic dipole equivalent circuit shown in Figure 29b is applicable, except that C SS in Figure 29b is now treated as a non-linear voltage-controlled capacitor specified as C SS (c Sm ) using [5.4] . After obtaining D MS from the five equations in five unknowns microscopic dipole problem, the surface potential is evaluated according to the non-ideal macroscopic dipole equivalent circuit shown in Figure 29c , yielding c S (
. Finally, the electron barrier is given by
, while the hole barrier is found using f Bp (F M ) D E G -f Bn (F M ). Undertaking this calculation for In 2 O 3 yields the blue curve shown in Figure 37 . Figure 37 is an interesting result. Over a wide range of work function the red curve, obtained using [5.1] and the In 2 O 3 parameters from Table S1 , agrees quite well with the blue curve, which is simulated via a solution of five equations in five unknowns to give a best fit to the red curve. The blue curve simulation is obtained using F CNLS D 4.12 V 47 and by adjusting C SSmin (optimal) D 7 £ 10 ¡6 Fcm
¡2
, which differs only slightly from the C SSmin D 8.9 £ 10 ¡6 Fcm ¡2 value calculated from the C SSmin D C i (1/S MS -1) equation using S MS D 0.53 from Table S1 . Although the red and blue curves correlate quite well for F M > 4.0 eV, the blue curve diverges from the red curve for F M < 4.0 eV and appears to saturate or "pin." Simulation reveals that this saturation or "pinning" occurs when c Sm for the microscopic dipole equivalent circuit (Figure 29b ) crosses flat band from This five equations in five unknowns simulation approach for assessing MS interfaces is an excellent way to analyze experimental data. For example, Figure 38 displays MS interface experimental data (green triangles) reported in Table 3 in Sze and Ng 67 for ZnS and CdTe. Red curves included in Figure 38 are linear regression best fits of the raw data, while blue curves are simulated best fits of the red curves based on solving five equations in five unknowns and optimizing simulation parameters.
First consider the ZnS plot shown in Figure 38a . The 0.73 § 0.17 linear regression fit slope is in poor agreement with the S S (ZnS) D 0.37 estimate included in Table S1 , which is based on the use of M€ onch's empirical relationship for C SS /C i . 7, [32] [33] A nonlinear fit to the data shown in Figure 38a Table S1 , as estimated by M€ onch. 68 It is found that accurate fitting of the blue simulated curve to the red regression curve requires constraining the electron carrier concentration to a very small value, consistent with ZnS leaning slightly n-type, and being heavily compensated.
As an aside, note that the value of x S D 3.0 V 69 that is used in the blue curve simulation and which is included in Table S1 for ZnS differs from that often reported in the literature, i.e., x S D 3.9 V. 70 The x S D 3.0 V 69 estimate was deduced from a study of Au/semiconductor Schottky barrier trends, whereas the x S D 3.9 V value is obtained via photoelectric threshold measurements. 71 If the x S D 3.9 V value is used in the simulation, it is found that it is not possible to obtain a reasonable blue curve simulation fit to the red linear regression curve.
Next, consider the CdTe plot shown in Figure 38b . The 0.13 § 0.02 linear regression slope differs somewhat from the 0.21 estimate included in Table S1 , which is based on the use of M€ onch's empirical relationship for C SS /C i . 7, 32, 33 A nonlinear fit to the data shown in Figure 38b Table 7 . The 5.12 V estimate for the charge neutrality level position is somewhat different than the F CNLS D 4.6 V included in Table S1 , as estimated by M€ onch. Table S1 . The blue curve is obtained from a solution of five equations in five unknowns. The work function range is between that of Mg (3.66 eV) and Pt (5.4 eV). 67 Red curve is a regression fit to the raw data. Blue curve is a best fit to the regression curve based on the simulated solution of five equations in five unknowns. The work function range is between that of Mg (3.66 eV) and Pt (5.4 eV). 66 Now consider Femi level unpinning. 38 Differentiating the MS interface [A] from Table 9 for the MIS interface with respect to the metal work function leads to
where C I is the capacitance density of an ultrathin insulator, assumed to be of tunneling dimensions, and where the functional dependence of C S on c S is explicitly indicated. Table 9 is employed to generate the blue (unpinned) MIS curve shown in Figure 39 , assuming a 10 15 cm ¡3 n-Si doping density and a 2-nm thick layer of SiO 2 as the ultrathin insulator, whereas [A] from Table 7 is used for the red (pinned) MS interface curve. For the unpinned MIS curve, the calculation indicates that flat band occurs at F M D 4.35 V while the onset of strong inversion, corresponding to a surface potential of ¡0.57 V, occurs at F M D 4.95 V. Between these limits, silicon is depleted and it is found that @f BnMIS /@F M % 1, indicating that the interface is indeed unpinned. Note that @f BnMIS /@F M decreases to less than one in both accumulation and strong inversion. This decrease should not be ascribed to interface states but, rather, to accumulation or strong inversion. The physical reason for unpinning upon insertion of an ultrathin insulator is that the metal-insulator microscopic dipole modulates the metal-semiconductor interface electron barrier and the voltage drop across the insulator, but does not affect the barrier to electron transport across the MIS interface. 38 
Semiconductor surface passivation
As developed in Section 5.3, [5.4] may be employed for the assessment of the interface state density of a semiconductor surface or a MS, sHJ, IS, or MIS interface. Figure 40 shows an example in which [5.4 ] is used to a compare the interface state density of an unpassivated Si surface to that of a Si surface that has been passivated with SiO 2 . Note that C SSmin is calculated using [3] from Tables 1 and 5 ). Thus, according to this IGS assessment, SiO 2 passivation of the Si surface leads to a reduction in the interface state density on the order of »400.
Although the IGS estimate for D SSmin (Si) compares well to that found experimentally for the unpassivated silicon surface, the more than one-order-of-magnitude discrepancy for the SiO 2 passivated interface is troubling, suggesting that the expression employed for the assessment of C SSmin may be inadequate. Instead of evaluating C SSmin according to M€ onch's formulation, an alternative approach is to consider C SSmin to be an adjustable parameter.
If C SSmin D 0 is substituted into [5.4] and this expression is evaluated at c S D 0, then , and 10 18 cm ¡3 , respectively. Note that the minimum value of C SS (c S ) is almost an order of magnitude smaller than that of C SS (0) and occurs at a surface potential corresponding to when the semiconductor is strongly depleted.
Before concluding this section, we would like to once again underscore the utility of [5.4] by revisiting Meyerhof's experimental result. 20 As discussed briefly in Section 2, Meyerhof found the contact potential difference between p-and n-type silicon to be less than »0.3 V, compared to their work function difference of »0.7 V. This »0.3 V contact potential difference is somewhat larger than the 0.06 V surface potential difference estimate obtained from IGS modeling assuming that the nand p-type doping densities are both 10 16 cm ¡3 (n-and p-doping densities were not specified by Meyerhof). This surface potential difference estimate is obtained via IGS modeling of the silicon surface by simultaneously solving five equations in five unknowns, i.e., (i) and (ii) from Table 1 , [4.14] (but no longer neglecting C S ), [4.47] (ntype) or [4.48] (p-type), and [5.4] in terms of the unknowns D S , c S , S S , C S , and C SS ; also, C SSmin is evaluated using [3] from Table 1.
MI interface assessment
Consider a MIM interface in which the same metal is used for both the top and bottom contact. Figure 41 shows the case in which the charge neutrality level is positioned above that of the metal work function. When this happens, IGS theory predicts that the electron energy barriers increase, the hole energy barriers decrease, and that the (apparent) electron affinity (with respect to the vacuum level) decreases. Note that IGS theory would define the actual electron affinity to be that obtained when the metal Fermi level is positioned at the same energy as the charge neutrality level, so that they are no longer misaligned. Table S1 , as estimated from e 1IR using (a) from Table 5 . The agreement is rather good for Al 2 O 3 and is excellent for SiO 2 , supporting the viability of using (a) from Table 5 to estimate the interface parameter of an insulator. A nonlinear fit to the data shown in Figure 42 level positions. This variability is to a large extent a consequence of the relation F CNLI » 1/(1¡S MI ) and the fact that the denominator becomes very small as S MI ! 1. Given these charge neutrality level estimation variability considerations, some of the very small empirically-deduced F CNL error bars reported in the literature are quite puzzling, especially for insulators having interface parameters approaching one. 7, 32, 33, 67, 68 Although the uncertainty in estimating the charge neutrality level positions for Al 2 O 3 and SiO 2 is too large for precise determination of these important IGS model parameters, we believe that there is a compelling argument for preferring the F CNLI (Al 2 O 3 ) % 5.9 V and F CNLI (SiO 2 ) % 2. Table S1 , as estimated by M€ onch. 68 The argument is as follows. SiO 2 /Si interfaces tend to exhibit positive fixed charge whereas Al 2 O 3 /Si interfaces tend to possess negative fixed charge. 80 These fixed charge trends are consistent with the F CNLI (Al 2 O 3 )/F CNLI (SiO 2 ) relative positioning deduced herein, if charge neutrality level mediated electron transfer is entertained as a possible mechanism giving rise to fixed charge. . Note that L DSSmin for Si is non-physically small. This may mean that in a covalent semiconductor such as silicon, pure valence electron polarization 46 can never be the exclusive contributor to the interface state capacitance. For an insulator, L DSSmin may correspond to the approximate distance in which the presence of an interface state charge density Q SS induces near-surface ionic polarization of insulator bonds such that a pseudodepletion layer is set up due to the existence of ionic polarization charge, the approximate density of which is characterized by N I .
Gold-magnesium interface
Consider an Au-Mg interface. If 66 and n M1 (Au) D 5. Figure 27 ). These surface potential estimates are obtained from a self-consistent solution of the four equations from Table 6 in terms of the four unknowns c M1 , c M2 , C M1, and C M2 , assuming that the dielectric constants of Au and Mg are identical and are equal to the dielectric constant of free space. However, this free space dielectric constant assumption leads to unreasonably small Debye lengths of L DM1 (Au) D 0.005 nm and L DM2 (Mg) D 0.004 nm. The metal dielectric constant would have to be »10 4 in order for the Debye length to be »0.4 nm, i.e., the IGS modeling assumed thickness of the evanescent tail. Thus, we consider e 1MR % 10 4 to be a crude estimate of this quantity for a metal. Although e 1MR is not infinite, as suggested in Section 3.1, a value of this magnitude is essentially infinite in terms of free carrier screening, such that the metal interface parameter is indeed essentially equal to zero, i.e., S M D 0. 6. Non-equilibrium
Up to now, this IGS treatment has exclusively focused on equilibrium behavior in which no external gate voltage is applied. In this section, we extend IGS modeling to nonequilibrium for two cases: MS and sHJ interfaces.
MS interfaces
Consider the energy band diagrams shown in Figure 43 for a n-type semiconductor Schottky barrier MS interface. Figure 43a illustrates the equilibrium situation in which interface state filling is established by the position of the Fermi level. Application of a positive gate bias splits the Fermi level into quasiFermi levels such that
where F m and F n denote the quasi-Fermi level of the metal and the semiconductor majority carrier, Figure 43c . This means that some of the applied gate voltage goes into filling interface states rather than into enhancing the non-equilibrium minority carrier concentration near the interface. Note that the position of F p at the interface determines the extent of interface state filling. IGS modeling of MS interface non-equilibrium behavior is accomplished using the equivalent circuit shown in Figure 44 . Note that F n and F p from Figure 43 are replaced by F maj and F min in Figure 44 , where F maj and F min are the majority and minority quasi-Fermi level, respectively. This notation ensures that the following development pertains to a MS interface involving either a n-or p-type semiconductor. A Kirchhoff Voltage Law assessment of Figure 44 reveals that
and also that
where c S (0) is the equilibrium surface potential at zero gate bias, as obtained from an assessment of the macroscopic dipole equivalent circuit shown in Figure 29c . Additionally, since the charge across series capacitors in Figure 44 must be equal,
Analytically, IGS modeling of MS interface non-equilibrium behavior consists of simultaneously solving five equations in five unknowns, i.e., [4.47] (n-type) or [4.48] (p-type), [5.4] , and [6.2]- [6.4] in terms of the unknowns C S , C SS , (F m -F min ), (F min -F maj ), and c S , while either evaluating C SSmin using [3] in Table 7 or, alternatively, treating C SSmin as an adjustable parameter.
sHJ interfaces
The near-conduction band portion of a non-equilibrium energy band diagram for a n-n sHJ interface in which semiconductor 1 is negatively biased with respect to semiconductor 2 is shown in Figure 45 for the Fermi level pinned case. Similar to the MS interface nonequilibrium case, 6:5) where F 1maj and F 2maj are the semiconductor 1 and semiconductor 2 majority carrier quasi-Fermi levels, respectively. IGS non-equilibrium modeling of the sHJ interface is accomplished with help from the equivalent circuit shown in Figure 46 . A Kirchhoff Voltage Law assessment of Figure 46 leads to
(6:6) and also to ¡ c S1 D ¡ c S1 0 ð Þ C F 1maj ¡ F 1min À Á ; (6:7) and c S2 D c S2 0 ð Þ C F 2min ¡ F 2maj À Á ; (6:8) Figure 44 . Equivalent circuit for a MS interface in nonequilibrium. Figure 45 . Energy band diagram for a n-n sHJ interface in which semiconductor1isnegativelybiasedwithrespecttosemiconductor2. Figure 46 . Equivalent circuit for a sHJ interface in non-equilibrium.
where c S1 (0) and c S2 (0) are the equilibrium surface potentials at zero gate bias, as obtained from the assessment the macroscopic dipole equivalent circuit given in Figure 22c . Additionally, since the charge across series capacitors in Figure 46 must be equal, (6:9) and
Analytically, IGS modeling of the sHJ interface in non-equilibrium consists of the simultaneous solution of nine equations in nine unknowns, i.e., [4.47] or [4.48] (twice), [5.4] (twice), and [6.6]- [6.10] in terms of the unknowns C S1 , C S2 , C SS1 , C SS2 , (F 1maj -F 1min ), (F 1min -F 2min ), (F 2min -F 2maj ), c S2 , and c S2 , while either evaluating C SSmin using [3] in Table 2 or, alternatively, treating C SSmin as an adjustable parameter. where n is an ideality factor and J 0 is the reverse saturation current density, given by 6:12) where A Ã is the effective Richardson constant and f Bn is the electron Schottky barrier height. From Figure 44 and [6.3] , it is clear that F min -F maj is the portion of the applied gate voltage that modulates the surface potential, c S , thereby modifying the potential barrier seen by electrons in the semiconductor. Recognizing that the gate voltage in Figure 44 is applied across a capacitive divider, we can write 6:13) which means that the ideality factor, n, is equal to
A non-equilibrium MS interface example
The approximation employed in [6.14] applies if the semiconductor is in depletion. Figure 47 illustrates several interesting non-equilibrium trends that are simulated for an Al/n-Si Schottky barrier under bias. Four different interface state densities are included in the simulation. Blue curves correspond to using the value of C SSmin expected for Si, while the red, green, and brown curves are obtained by decreasing C SSmin by one, two, and three orders of magnitude, respectively, as indicated in the table insert included in Figure 47a . The corresponding interface parameter, S MS , for each C SSmin is also shown in the Figure 47a table insert. These values of S MS reveal that the blue curves correspond to strong Fermi-level pinning, the brown curve is almost completely unpinned, while the red and green curves are intermediate cases.
Perhaps the most surprising trend exhibited is the delayed onset of current (Figure 47a ) and the decreased amount of current (Figure 47b ) with decreasing interface state density. This seems counterintuitive until it is recognized that the Schottky barrier equivalent circuit shown in Figure 44 is a capacitive divider. For the applied gate voltage to effectively modulate the surface potential, c S , as required in a well-functioning Schottky barrier, it is necessary that C SS >> C S . Thus, decreasing C SSmin is counter-productive from the perspective of obtaining maximum current at minimum applied voltage. The table insert in Figure 47b compares the ideality factor, n, obtained via evaluation of the slope of the simulated curves shown in the range of V G D 0.2-0.4 V to the ideality factor obtained using [6.14] . The agreement is excellent until the onset of unpinning when the approximation used in [6.14] becomes less accurate and should be replaced (when the semiconductor is in depletion) by the more complicated expression, n % 1 C (C FB C C S (depletion))/(C SSmin C C FB ).
For optimal Schottky barrier operation, the hole-toelectron quasi-Fermi level splitting, i.e., F p -F n or F min -F maj , should be maximized while the metal-to-hole quasi-Fermi level splitting, i.e., F m -F p or F m -F min , should be minimized. The blue curves shown in Figures 47c and 47d accomplish this quite well over the range of V G in which the semiconductor is in depletion, i.e., approximately ¡0.3 to C0.7 V for the blue curve. Over this range, the hole quasi-Fermi level at the interface is pinned to the metal quasi-Fermi level. In contrast, the brown curve F m -F min behavior displayed in Figure 47c is very undesirable. The simulated behavior for V G > »0.6-0.7 V is not realistic since predicted currents are unreasonably large. All of the curves bend over at large forward voltages since the simulation assumes that the semiconductor is able to reach accumulation. This is impossible because of the prohibitively large currents that would flow as the semiconductor barrier height approaches zero. Note that the precise onset of accumulation occurs when c S crosses the V G axis in Figure 47e to become positive, while the calculated onset of strong inversion occurs c S D ¡0.71 V. Figure 48 . p-Ge / n-GaAs heterojunction non-equilibrium simulations showing (a) capacitance density versus gate voltage (C-V G ) compared to that obtained using the depletion approximation (red curve), (b) GaAs surface potential (c S (GaAs)) vs. V G , (c) Ge surface potential (c S (Ge)) versus V G , (d) GaAs minority carrier hole to majority carrier electron quasi-Fermi level separation (F GaAs,p -F GaAs,n ) vs. V G , (e) Ge majority carrier hole to minority carrier electron quasi-Fermi level separation (F Ge,p -F Ge,n ) vs. V G , and (f) Ge minority carrier electron to GaAs minority carrier hole quasi-Fermi level separation (F Ge,n -F GaAs,p ) vs. V G . The blue and red curves shown in Figure 48a are in rather good agreement over the gate voltage domain of approximately ¡0.4 V to C0.2 V, but then dramatically diverge from one another as V G goes beyond these values. This very small domain of gate voltage over which the depletion approximation is appropriate would make it very difficult for most experimentalists to interpret a measured C-V G curve similar to that of the simulated blue curve included in Figure 48a . Simulation reveals that the negative V G divergence is strongly correlated to the onset of inversion of GaAs, which occurs at c S (GaAs) D ¡1.0 V, corresponding to V G % ¡0.5 V, as shown in Figure 48b . The positive V G divergence is caused by c S (Ge) (especially) and c S (GaAs) moving out of depletion towards accumulation with increasing V G , as indicated in Figures 48b and 48c . Thus, the negative and positive V G divergence of the blue and red curves shown in Figure 48a are a consequence of the breakdown of the depletion approximation (i.e., that free carrier charge may be neglected compared to fixed (localized) dopant charge). Note that c S (GaAs) reaches flat band at V G % 0.7 V, while c S (Ge), although quite small for all positive V G 's, is still slightly depleted at the maximum V G simulated. Since this is a step-junction in which p (Ge) >> n(GaAs), most of the applied voltage drops across GaAs while it is depleted, as evident from a comparison of Figures 48b and 48c.
Three quasi-Fermi level trends are included in Figure 48 . The GaAs minority carrier hole to majority carrier electron quasi-Fermi level separation (F GaAs,p -F GaAs,n ) versus V G curve given in Figure 48d is indicative of the amount of non-equilibrium applied voltage which is dropped across the GaAs space charge capacitance, i.e., C S2 in Figure 48 . Comparing Figures 48d and e , it is clear that much more of V G is dropped across C S2 than C S1 , i.e., the Ge space charge layer with a voltage drop equal to (F Ge,p -F Ge,n ), especially when the heterojunction is depleted. This is due to the step-junction nature of the heterojunction in which p(Ge) >> n(GaAs). The amount of non-equilibrium applied voltage drop across the interface states, i.e., (F Ge,n -F GaAs,p ) as given in Figure 48f , is negligibly small, especially when the heterojunction is depleted. This is indicative of strong Fermi level pinning.
Conclusions
The primary intent of this contribution is to formulate analytical device physics models for the assessment of semiconductor, insulator, and metal surfaces and interfaces. The approach adopted to accomplish this is to employ the IGS perspective, emphasizing underlying electrostatic fundamentals and the use of energy band diagrams and equivalent circuits. IGS modeling is an intrinsic approach to accounting for the effects of surface or interface states. Although certain surface and/or interface electronic behaviors certainly involve extrinsic mechanisms, we strongly concur with Robertson's 34 assertion that "it is now believed that the intrinsic (IGS) model gives a better description of Schottky barriers (and other surface or interface electronic behavior) in most cases, because intrinsic states tend to give a larger pinning dipole, Nd, than surface defects, as their density is higher (about one per surface atom) and they penetrate deeper into the semiconductor."
